

FIGURE 1




Figure 2




FIGURE 3




Figure 4




FIGURE 5




Figure 6




FIGURE 7

Figure 8

| P 15 | |
|------|--------------------|
| 0 | ATM Header HWord 0 |
| 1 | ATM Header HWord 1 |
| 2 | LCN |
| 3 | Data HWord 0 |
| 4 | Data HWord 1 |
| ... | ... |
| 24 | Data HWord 22 |
| 25 | Data HWord 23 |

FIGURE 9

| | |
|----|------------------------|
| 0 | Cell Bus Header Byte 0 |
| 1 | Cell Bus Header Byte 1 |
| 2 | Cell Bus Header Byte 2 |
| 3 | Cell Bus Header Byte 3 |
| 4 | ATM Header Byte 1 |
| | • |
| | • |
| | • |
| 54 | Data Byte 46 |
| 55 | Data Byte 47 |

P 7

0




FIGURE 10




FIGURE 11




FIGURE 12




Figure 13





FIGURE 14

Figure 15






FIGURE 16

CELL BUS SLAVE 1700




FIGURE 17

| Cell Bus Cycle | Tx Frame | POB | Grant Address | Grant Enable | Reset | Tx Data (To Slave) | Rx Data (From Slave) | Ack JL |
|----------------|----------|--------------|---------------|---------------|------------|-------------------------|----------------------|--------|
| 0/58 | 1 | 0 | | 1 | | First Byte of Cell | 0 | |
| 1 | | | | | | First Byte | | |
| 2 | | Odd Request | | | | Byte 2 | Byte 2 | |
| 3 | | | 0 | | | Byte 3 | Byte 3 | |
| 4 | | | | 0 | | Byte 4 | Byte 4 | |
| 5 | | | | | | Byte 5 | Byte 5 | |
| 6-9 | | | | | | Bytes 6-9 | Bytes 6-9 | |
| 10 | | Even Request | | | | Byte 10 | Byte 10 | |
| 11-14 | | | | | | Bytes 11-14 | Bytes 11-14 | |
| 15 | | | 0 | | | Byte 15 | Byte 15 | |
| 16 | | | | Slot to Reset | | Byte 16 | Byte 16 | |
| 17 | | | | | Reset Type | Byte 17 | Byte 17 | |
| 18 | | Odd Ready | | | | Byte 18 | Byte 18 | |
| 19-25 | | 0 | | | | Bytes 19-25 | Bytes 19-25 | |
| 26 | | Even Ready | | | | Byte 26 | Byte 26 | |
| 27-33 | | 0 | | | | Bytes 27-33 | Bytes 27-33 | |
| 34 | | Odd Present | | | | Byte 34 | Byte 34 | |
| 35-41 | | 0 | | | | Bytes 35-41 | Bytes 35-41 | |
| 42 | | Even Present | | | | Byte 42 | Byte 42 | |
| 43-49 | | 0 | | | | Bytes 43-49 | Bytes 43-49 | |
| 50 | | Odd Stop | | | | Byte 50 | Byte 50 | |
| 51 | | | Grant | | | Byte 51 | Byte 51 | |
| 52 | | 0 | | | | Byte 52 | Byte 52 | |
| 53 | | | | 0 | | Byte 53 | Byte 53 | |
| 54 | | | | | | Byte 54 | Byte 54 | |
| 55 | | | | | | Byte 55 | Byte 55 | |
| 56 | | Even Stop | | | | Byte 56 | Byte 56 | |
| 57 | | | | | | 0 | | |
| 58/0 | 1 | 0 | | | | First Byte of next cell | 0 | 1 |

0
(CBM
checks
at
Cycle
18 only)

FIGURE 18

| Cell Bus Cycle | Tx Frame | Poll | Grant Address | Grant Enable | Reset | Tx Data (From CBM) | Rx Data (To CBM) | Ack Lo |
|----------------|----------|--------------|---------------|--------------|-------|-------------------------|------------------|--------|
| 0/58 | 1 | Hi-Z | | 1 | | First Byte of Cell | Hi-Z | 0 |
| 1 | | | | | | First Byte | | |
| 2 | | Odd Request | | | | Byte 2 | Byte 2 | |
| 3 | | | | | | Byte 3 | Byte 3 | |
| 4 | | | | | | Byte 4 | Byte 4 | |
| 5 | | Hi-Z | 0 | | | Byte 5 | Byte 5 | |
| 6-8 | | | | | | Bytes 6-8 | Bytes 6-8 | |
| 9 | | | | | | Byte 9 | Byte 9 | |
| 10 | | | | | | Byte 10 | Byte 10 | |
| 11 | | Even Request | | | | Byte 11 | Byte 11 | |
| 12-14 | | | | | | Bytes 12-14 | Bytes 12-14 | |
| 15 | | Hi-Z | | | | Byte 15 | Byte 15 | |
| 16 | | | | | | Byte 16 | Byte 16 | |
| 17 | | | | | | Byte 17 | Byte 17 | |
| 18 | | Odd Ready | | | | Byte 18 | Byte 18 | |
| 19 | | | | | | Byte 19 | Byte 19 | |
| 20-24 | | Hi-Z | | | | Bytes 20-24 | Bytes 20-24 | |
| 25 | | | | | | Byte 25 | Byte 25 | |
| 26 | | Even Ready | | | | Byte 26 | Byte 26 | |
| 27 | 0 | | | | | Byte 27 | Byte 27 | |
| 27-32 | | Hi-Z | | | | Bytes 27-32 | Bytes 27-32 | |
| 33 | | | | | | Byte 33 | Byte 33 | 0 |
| 34 | | Odd Present | 0 | | | Byte 34 | Byte 34 | |
| 35 | | | | | | Byte 35 | Byte 35 | |
| 35-40 | | Hi-Z | | | | Bytes 35-40 | Bytes 35-40 | |
| 41 | | | | | | Byte 41 | Byte 41 | |
| 42 | | Even Present | | | | Byte 42 | Byte 42 | |
| 43 | | | | | | Byte 43 | Byte 43 | |
| 43-48 | | Hi-Z | | | | Bytes 43-48 | Bytes 43-48 | |
| 49 | | | | | | Byte 49 | Byte 49 | |
| 50 | | Odd Stop | | | | Byte 50 | Byte 50 | |
| 51 | | | Grant | | | Byte 51 | Byte 51 | |
| 52 | | | | | | Byte 52 | Byte 52 | |
| 53 | | Hi-Z | | | | Byte 53 | Byte 53 | |
| 54 | | | | | | Byte 54 | Byte 54 | |
| 55 | | | | | | Byte 55 | Byte 55 | |
| 56 | | Even Stop | 0 | | | Byte 56 | Byte 56 | |
| 57 | | | | | | 0 | | |
| 58/0 | 1 | Hi-Z | | | | First Byte of next cell | Hi-Z | |

FIGURE 19





Figure 20

FIGURE 21






FIGURE 22

| | | | | | | | | | | | | | | | | |
|----|----|-----------|----|---------|----|----|---|---|---|---|---|---|---|---|---|----------|
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| W0 | | Target ID | | Slot ID | | R | V | | | | | | | | | Reserved |
| W1 | | | | | | | | | | | | | | | | Reserved |

Target ID - 0=CBM0, 1=CBM1, 2=CBM2, 3=CBM3, 4=MCE, 5=CBS
Slot ID - Can specify up to 8 service modules per cell bus master
V - Valid entry
R, Reserved - These bits must be set to zero

FIGURE 23

| Firmware Information | | | | | | CBC Hardware Information | | | | | |
|----------------------|----------|--|--|-----------------|-------------------------------------|--------------------------|----------------|--------------------|----------------|--------------------|--|
| CBC Device Number | Device | Comment | Chassis Slot Number | Cell Bus Number | Physical Slot ID (on that Cell Bus) | QE Chip Number | CBC Chip Logic | QE Chip TX Address | CBC Chip Logic | QE Chip TX Address | Address Map RAM (Addressed by the QE TX Address) |
| 0 | SM0 | Fast or Slow SM | 1 | 0 | 1 | 0 | CBM0 | 0 | 0 | 0x01 | |
| 1 | SM1 | Fast or Slow SM | 2 | 0 | 2 | 0 | CBM0 | 1 | 0 | 0x02 | |
| 2 | SM2 | Fast or Slow SM | 3 | 1 | 3 | 0 | CBM1 | 2 | | 0x13 | |
| 3 | SM3 | Fast or Slow SM | 4 | 1 | 4 | 0 | CBM1 | 3 | | 0x14 | |
| 4 | SM4 | Fast or Slow SM | 5 | 2 | 5 | 0 | CBM2 | 4 | | 0x25 | |
| 5 | SM5 | Fast or Slow SM | 6 | 2 | 6 | 0 | CBM2 | 5 | | 0x26 | |
| 6 | SM6 | Slow SM only | 17 | 3 | 1 | 0 | CBM3 | 6 | | 0x31 | |
| 7 | SM7 | Slow SM only | 18 | 3 | 2 | -0 | CBM3 | 7 | | 0x32 | |
| 8 | SM8 | Slow SM only | 19 | 3 | 3 | 0 | CBM3 | 8 | | 0x33 | |
| 9 | SM9 | Slow SM only | 20 | 3 | 4 | 0 | CBM3 | 9 | | 0x34 | |
| 10 | SM10 | Slow SM only | 21 | 3 | 5 | 0 | CBM3 | 10 | | 0x35 | |
| 11 | SM11 | Slow SM only | 22 | 3 | 6 | 0 | CBM3 | 11 | | 0x36 | |
| 12 | MCE | Internal to CBC | N/A | N/A | N/A | 0 | MCE | 12 | | 0x40 | |
| 13 | Slave | Internal to CBC (RX is Connected to PSM in Slot 8, TX is NOT USED) | 8 for PSM Card in Slot 7, 7 for PSM Card in Slot 8 | N/A | N/A | 0 | CBS | 13 | | NOT USED | |
| 14-15 | Not Used | NOT USED | N/A | N/A | N/A | 0 | N/A | 14-15 | | | |

FIGURE 24

FIGURE 25

| Firmware Information | | | | | | CBC Hardware Information | | | |
|----------------------|----------|-----------------------------|---------------------|-----------------|-------------------------------------|--------------------------|----------------|--------------------|--|
| CBC Device Number | Device | Comment | Chassis Slot Number | Cell Bus Number | Physical Slot ID (on that Cell Bus) | QE Chip Number | CBC Chip Logic | QE Chip TX Address | Address Map RAM (Addressed by the QE TX Address) |
| 16 | SM0 | Fast or Slow SM | 9 | 4 | 9 | 1 | CBM0 | 0 | 0x09 |
| 17 | SM1 | Fast or Slow SM | 10 | 4 | 10 | 1 | CBM0 | 1 | 0x0A |
| 18 | SM2 | Fast or Slow SM | 11 | 5 | 11 | 1 | CBM1 | 2 | 0x1B |
| 19 | SM3 | Fast or Slow SM | 12 | 5 | 12 | 1 | CBM1 | 3 | 0x1C |
| 20 | SM4 | Fast or Slow SM | 13 | 6 | 13 | 1 | CBM2 | 4 | 0x2D |
| 21 | SM5 | Fast or Slow SM | 14 | 6 | 14 | 1 | CBM2 | 5 | 0x2E |
| 22 | SM6 | Slow SM only | 25 | 7 | 9 | 1 | CBM3 | 6 | 0x39 |
| 23 | SM7 | Slow SM only | 26 | 7 | 10 | 1 | CBM3 | 7 | 0x3A |
| 24 | SM8 | Slow SM only | 27 | 7 | 11 | 1 | CBM3 | 8 | 0x3B |
| 25 | SM9 | Slow SM only | 28 | 7 | 12 | 1 | CBM3 | 9 | 0x3C |
| 26 | SM10 | Slow SM only | 29 | 7 | 13 | 1 | CBM3 | 10 | 0x3D |
| 27 | SM11 | Slow SM only | 30 | 7 | 14 | 1 | CBM3 | 11 | 0x3E |
| 28 | MCE | Internal to CBC | N/A | N/A | N/A | 1 | MCE | 12 | 0x40 |
| 29 | Slave | Internal to CBC NOT USED | N/A | N/A | N/A | 1 | CBS | 13 | NOT USED |
| 30-31 | Not Used | NOT USED | N/A | N/A | N/A | 1 | N/A | 14-15 | NOT USED |




Figure 26




Figure 27




FIGURE 28




FIGURE 29

| Parameter | Purpose | CBM Egress FIFO | CBM Ingress FIFO | CBS Ingress FIFO |
|------------------------|---|-----------------------|------------------------|------------------------|
| num_bits_in_fifo_word | Number of bits in each FIFO word | 34 | 34 | 34 |
| num_words_in_cell | Number of words in one cell | 14 | 14 | 14 |
| log2_num_words_in_cell | Minimum bits needed to represent num_words_in_cell | 4 | 4 | 4 |
| num_cells_in_fifo | Number of cells in the FIFO | 8 | 8 | 16 |
| log2_num_cells_in_fifo | Minimum bits needed to represent num_cells_in_fifo | 3 | 3 | 4 |
| log2_num_words_in_fifo | Number of bits in FIFO address | 7 | 7 | 8 |
| wclk_2_rclk_ratio | WCLK to RCLK frequency ratio (minimum = 1) - WCLK=50 MHZ RCLK=21 MHZ RATIO=3 WCLK=21 MHZ RCLK =50 MHZ RATIO = 1 | 3 | 1 | 1 |
| rclk_2_wclk_ratio | RCLK to WCLK frequency ratio (minimum = 1) - RCLK=50 MHZ WCLK=21 MHZ RATIO=3 RCLK=21 MHZ WCLK =50 MHZ RATIO = 1 | 1 | 3 | 3 |

FIGURE 30

FIGURE 3/

| Name | Count | Direction | Comments |
|---|------------------------|-----------|----------------------------------|
| Write Port Interface | | | |
| write_clk_i | 1 | Input | Write Port Clock |
| wclk_reset_i | 1 | Input | Write Port Reset |
| write_data_i | num_bits_in_fifo_word | Input | Write Data Input |
| write_en_i | 1 | Input | Write Enable |
| write_ctrl_cntr_o | log2_num_cells_in_fifo | Output | Write Port Cell Count |
| cell_space_avail_o | 1 | Output | Room for at least one more cell |
| Read Port Interface | | | |
| read_clk_i | 1 | Input | Read Port Clock |
| rclk_reset_i | 1 | Input | Read Port Reset |
| read_data_o | num_bits_in_fifo_word | Output | Read Data Output |
| read_en_i | 1 | Input | Read Enable |
| read_ctrl_cntr_o | log2_num_cells_in_fifo | Output | Read Port Cell Count |
| cell_avail_o | 1 | Output | At least one more cell in FIFO |
| Granting Processor Port for reading: When the allow_proc_read_i is asserted, the Read Port is not allowed to read. In addition, the next 2 cycles following the last cycle the allow_proc_read_i is asserted are also not available. | | | |
| allow_proc_read_i | 1 | Input | |
| Processor Port Interface | | | |
| proc_read_req_i | 1 | Input | Processor request read operation |
| proc_read_addr_i | log2_num_words_in_fifo | Input | Processor read address |
| proc_read_data_o | num_bits_in_fifo_word | Output | Processor read data |
| proc_read_done_o | 1 | Output | Processor read request completed |
| BIST Interface | | | |
| bist_test_i | 1 | Input | |
| bist_ctrl_i | 1 | Input | |
| bist_flag_o | 1 | Output | |
| bist_complete_o | 1 | Output | |

START

3202 = Programming a cell size of a first and second FIFO buffer.

3204 = Programming a word size of a first and second FIFO buffer.

3206 = Asynchronously transferring cells among switch ports.

3208 = Discard invalid cells from FIFO buffers.

3210 = Read the FIFO buffers.

END

FIGURE 32





FIGURE 33

FIGURE 34






FIGURE 35




FIGURE 36

FIGURE 37





FIGURE 38



START



3902 = Program controller with delay values for service modules.



3904 = Configure relative service delay register.



3906 = Configure service delay accumulator register.



3908 = Determine portion of total switch bandwidth to be reserved for each service module.



END

FIGURE 39




FIGURE 40

Figure 41

